


INSULATED GATE BIPOLAR TRANSISTOR WITH ULTRA-LOW V_F DIODE FOR INDUCTION HEATING AND SOFT SWITCHING APPLICATIONS

Features


- Low V_{CE(ON)} Trench IGBT Technology
- Low Switching Losses
- Square RBSOA
- 100% of the parts tested for 4X rated current (I_{LM})
- Positive V_{CE(ON)} Temperature co-efficient
- Ultra-low V_F Diode
- Tight parameter distribution
- Lead Free Package



V _{CES} = 1200V
I _C = 30A, T _C = 100°C
V _{CE(on)} typ. = 1.69V

Benefits

- Device optimized for induction heating and soft switching applications
- High Efficiency due to Low V_{CE(on)}, Low Switching Losses and Ultra-low V_F
- Rugged transient Performance for increased reliability
- Excellent Current sharing in parallel operation
- Low EMI



G	C	E
Gate	Collector	Emitter

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRG7PH42UD2PbF	TO-247AC	Tube	25	IRG7PH42UD2PbF
IRG7PH42UD2-EP	TO-247AD	Tube	25	IRG7PH42UD2-EP

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{CES}	Collector-to-Emitter Voltage	1200	V
I _C @ T _C = 25°C	Continuous Collector Current	60	A
I _C @ T _C = 100°C	Continuous Collector Current	30	
I _{CM}	Pulse Collector Current, V _{GE} =15V	90	
I _{LM}	Clamped Inductive Load Current, V _{GE} =20V ①	120	
I _F @ T _C = 100°C	Diode Continuous Forward Current	10	
I _{FSM}	Diode Non Repetitive Peak Surge Current @ T _J = 25°C ②	170	
I _{FM}	Diode Peak Repetitive Forward Current ②	90	
V _{GE}	Continuous Gate-to-Emitter Voltage	±30	V
P _D @ T _C = 25°C	Maximum Power Dissipation	321	W
P _D @ T _C = 100°C	Maximum Power Dissipation	128	
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 sec.	300 (0.063 in. (1.6mm) from case)	
	Mounting Torque, 6-32 or M3 Screw	10 lbf-in (1.1 N-m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R _{θJC} (IGBT)	Thermal Resistance Junction-to-Case-(each IGBT)	—	—	0.39	°C/W
R _{θJC} (Diode)	Thermal Resistance Junction-to-Case-(each Diode)	—	—	0.82	
R _{θCS}	Thermal Resistance, Case-to-Sink (flat, greased surface)	—	0.24	—	
R _{θJA}	Thermal Resistance, Junction-to-Ambient (typical socket mount)	—	40	—	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions	Ref.Fig
V _{(BR)CES}	Collector-to-Emitter Breakdown Voltage	1200	—	—	V	V _{GE} = 0V, I _C = 100μA ③	CT4
V _{(BR)Transient}	Repetitive Transient Collector-to-Emitter Voltage	—	—	1300	V	V _{GE} = 0V, T _J =75°C, PW ≤ 10μs	
ΔV _{(BR)CES/ΔT_J}	Temperature Coeff. of Breakdown Voltage	—	1.18	—	V/°C	V _{GE} = 0V, I _C = 1mA (25°C-150°C)	CT4
V _{CE(on)}	Collector-to-Emitter Saturation Voltage	—	1.69	2.02	V	I _C = 30A, V _{GE} = 15V, T _J = 25°C	4,5,6
		—	2.07	—		I _C = 30A, V _{GE} = 15V, T _J = 150°C	8,9,10
V _{GE(th)}	Gate Threshold Voltage	3.0	—	6.0	V	V _{CE} = V _{GE} , I _C = 1.0mA	8,9
ΔV _{GE(th)/ΔT_J}	Threshold Voltage temp. coefficient	—	-15	—	mV/°C	V _{CE} = V _{GE} , I _C = 1.0mA (25°C - 150°C)	10,11
g _{fe}	Forward Transconductance	—	32	—	S	V _{CE} = 50V, I _C = 30A, PW = 60μs	
I _{CES}	Collector-to-Emitter Leakage Current	—	1.0	150	μA	V _{GE} = 0V, V _{CE} = 1200V	
		—	450	1000		V _{GE} = 0V, V _{CE} = 1200V, T _J = 150°C	
V _{FM}	Diode Forward Voltage Drop	—	1.08	1.24	V	I _F = 10A	7
		—	1.0	1.15		I _F = 10A, T _J = 150°C	
I _{GES}	Gate-to-Emitter Leakage Current	—	—	±100	nA	V _{GE} = ±30V	

Switching Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions	Ref.Fig
Q _g	Total Gate Charge (turn-on)	—	156	234	nC	I _C = 30A V _{GE} = 15V V _{CC} = 600V	17
Q _{ge}	Gate-to-Emitter Charge (turn-on)	—	21	32			CT1
Q _{gc}	Gate-to-Collector Charge (turn-on)	—	69	104			
E _{off}	Turn-Off Switching Loss	—	1320	1460	μJ	I _C = 30A, V _{CC} = 600V, V _{GE} = 15V R _G = 10Ω, L = 200μH, T _J = 25°C Energy losses include tail	CT3
t _{d(off)}	Turn-Off delay time	—	233	292	ns	I _C = 30A, V _{CC} = 600V, V _{GE} = 15V R _G = 10Ω, L = 200μH, T _J = 25°C	
t _f	Fall time	—	64	85			
E _{off}	Turn-Off Switching Loss	—	2080	—	μJ	I _C = 30A, V _{CC} = 600V, V _{GE} = 15V R _G = 10Ω, L = 200μH, T _J = 150°C Energy losses include tail	CT3
t _{d(off)}	Turn-Off delay time	—	297	—	ns	I _C = 30A, V _{CC} = 600V, V _{GE} = 15V R _G =10Ω, L=200μH, T _J = 150°C	WF1
t _f	Fall time	—	173	—			
C _{ies}	Input Capacitance	—	3338	—	pF	V _{GE} = 0V V _{CC} = 30V f = 1.0Mhz	16
C _{oes}	Output Capacitance	—	124	—			
C _{res}	Reverse Transfer Capacitance	—	75	—			
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE				T _J = 150°C, I _C = 120A V _{CC} = 960V, V _p = 1200V R _G = 10Ω, V _{GE} = +15V to 0V	3 CT2

Notes:

- ① V_{CC} = 80% (V_{CES}), V_{GE} = 20V, L = 200μH, R_G = 10Ω.
- ② Pulse width limited by max. junction temperature.
- ③ Refer to AN-1086 for guidelines for measuring V_{(BR)CES} safely.




Fig. 1 - Maximum DC Collector Current vs. Case Temperature




Fig. 2 - Power Dissipation vs. Case Temperature




Fig. 3 - Reverse Bias SOA
 $T_J = 150^\circ\text{C}$; $V_{GE} = 15\text{V}$




Fig. 4 - Typ. IGBT Output Characteristics
 $T_J = -40^\circ\text{C}$; $t_p = 80\mu\text{s}$




Fig. 5 - Typ. IGBT Output Characteristics
 $T_J = 25^\circ\text{C}$; $t_p = 80\mu\text{s}$




Fig. 6 - Typ. IGBT Output Characteristics
 $T_J = 150^\circ\text{C}$; $t_p = 80\mu\text{s}$







Fig. 7 - Typ. Diode Forward Voltage Drop Characteristics




**Fig. 8 - Typical V_{CE} vs. V_{GE}
 $T_J = -40^\circ\text{C}$**




**Fig. 9 - Typical V_{CE} vs. V_{GE}
 $T_J = 25^\circ\text{C}$**








**Fig. 10 - Typical V_{CE} vs. V_{GE}
 $T_J = 150^\circ\text{C}$**










**Fig. 11 - Typ. Transfer Characteristics
 $V_{CE} = 50\text{V}$; $t_p = 10\mu\text{s}$**



**Fig. 12 - Typ. Energy Loss vs. I_C
 $T_J = 150^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 600\text{V}$; $R_G = 10\Omega$; $V_{GE} = 15\text{V}$**



Fig. 13 - Typ. Switching Time vs. I_C
 $T_J = 150^\circ\text{C}; L = 200\mu\text{H}; V_{CE} = 600\text{V}; R_G = 10\Omega; V_{GE} = 15\text{V}$

Fig. 14 - Typ. Energy Loss vs. R_G
 $T_J = 150^\circ\text{C}; L = 200\mu\text{H}; V_{CE} = 600\text{V}; I_{CE} = 30\text{A}; V_{GE} = 15\text{V}$

Fig. 15 - Typ. Switching Time vs. R_G
 $T_J = 150^\circ\text{C}; L = 200\mu\text{H}; V_{CE} = 600\text{V}; I_{CE} = 30\text{A}; V_{GE} = 15\text{V}$

Fig. 16 - Typ. Capacitance vs. V_{CE}
 $V_{GE} = 0\text{V}; f = 1\text{MHz}$

Fig. 17 - Typical Gate Charge vs. V_{GE}
 $I_{CE} = 30\text{A}; L = 600\mu\text{H}$


Fig 18. Maximum Transient Thermal Impedance, Junction-to-Case (IGBT)

Fig. 19. Maximum Transient Thermal Impedance, Junction-to-Case (DIODE)


Fig.C.T.1 - Gate Charge Circuit (turn-off)

Fig.C.T.2 - RBSOA Circuit

Fig.C.T.3 - Switching Loss Circuit

Fig.C.T.4 - BVCES Filter Circuit

Fig. WF1 - Typ. Turn-off Loss Waveform
 @ T_J = 150°C using Fig. CT.3

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
Øk	.010		0.25		
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
ØP	.140	.144	3.56	3.66	
ØP1	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


DIODES

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2001
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"




TO-247AC package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

TO-247AD Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ϕP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AD.

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	4
D	.776	.815	19.71	20.70	5
D1	.515	-	13.08	-	
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
ek	.010		0.25		
L	.780	.827	19.57	21.00	
L1	.146	.169	3.71	4.29	
ϕP	.140	.144	3.56	3.66	
$\phi P1$	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

1. - GATE
2. - DRAIN
3. - SOURCE
4. - DRAIN

IGBTs, CoPACK

1. - GATE
2. - COLLECTOR
3. - EMITTER
4. - COLLECTOR


DIODES

1. - ANODE/OPEN
2. - CATHODE
3. - ANODE

TO-247AD Part Marking Information

EXAMPLE: THIS IS AN IRGP30B120KD-E
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2000
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"



TO-247AD package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification Information[†]

Qualification Level	Industrial [†] (per JEDEC JESD47F) ^{††}	
Moisture Sensitivity Level	TO-247AC	N/A
	TO-247AD	N/A
RoHS Compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability>

†† Applicable version of JEDEC standard at the time of product release

Revision History

Date	Comments
8/20/2014	<ul style="list-style-type: none"> • Datasheet updated based on IR corporate template. • Removed "APPROVED (not released)" from top header on page 1.